



[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Help](#)

Welcome United States Patent and Trademark Office

[Search Results](#)

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

Results for "((((boolean <near/15> (expression*, statement*, instruction*, microinstruction*) <and>...")

Your search matched 10 of 103 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance in Descending order**.

[e-mail](#)

» [Search Options](#)

[View Session History](#)

[Modify Search](#)

[New Search](#)

[Check to search only within this results set](#)

Display Format: [Citation](#) [Citation & Abstract](#)

» [Key](#)

IEEE JNL IEEE Journal or Magazine

[Select All](#) [Deselect All](#)

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

1. The Texas Instruments 34010 Graphics System Processor

Asal, M.; Short, G.; Preston, T.; Simpson, R.; Roskell, D.; Guttag, K.; [Computer Graphics and Applications, IEEE](#)

Volume 6, Issue 10, Oct. 1986 Page(s):24 - 39
Digital Object Identifier 10.1109/MCG.1986.276566

[AbstractPlus](#) | Full Text: [PDF\(11046 KB\)](#) [IEEE JNL](#)
[Rights and Permissions](#)

2. Massively parallel switch-level simulation: a feasibility study

Kravitz, S.A.; Bryant, R.E.; Rutenbar, R.A.; [Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)

Volume 10, Issue 7, July 1991 Page(s):871 - 894
Digital Object Identifier 10.1109/43.87598

[AbstractPlus](#) | Full Text: [PDF\(2368 KB\)](#) [IEEE JNL](#)
[Rights and Permissions](#)

3. Automatic test-generation for predicates [software testing]

Paradkar, A.; Tai, K.C.; Vouk, M.A.; [Reliability, IEEE Transactions on](#)

Volume 45, Issue 4, Dec. 1996 Page(s):515 - 530
Digital Object Identifier 10.1109/24.556575

[AbstractPlus](#) | Full Text: [PDF\(1320 KB\)](#) [IEEE JNL](#)
[Rights and Permissions](#)

4. Using a resource-limited instruction scheduler to evaluate the IHARP processor

Steven, F.L.; Steven, G.B.; Wang, L.; [Computers and Digital Techniques, IEE Proceedings-](#)

Volume 142, Issue 1, Jan. 1995 Page(s):23 - 31

[AbstractPlus](#) | Full Text: [PDF\(656 KB\)](#) [IET JNL](#)

5. Low-power BIBITS encoding with register relabeling for instruction bus

Chin-Tzung Cheng; Wei-Hau Chiao; Jean Jyh-Jiun Shann; Chung-Ping Chung; Wen-Feng Chen; [VLSI Design, Automation and Test, 2005. \(VLSI-TSA-DAT\). 2005 IEEE VLSI-TSA International Symposium on](#)
27-29 April 2005 Page(s):41 - 44

[AbstractPlus](#) | Full Text: [PDF\(264 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

- 6. Efficient scheduling techniques for ROBDD construction
Murgai, R.; Jain, J.; Fujita, M.;
VLSI Design, 1999. Proceedings. Twelfth International Conference On
7-10 Jan. 1999 Page(s):394 - 401
Digital Object Identifier 10.1109/ICVD.1999.745188
[AbstractPlus](#) | Full Text: [PDF\(248 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- 7. Constrained mathematics analysis of uncertain variables
Cooper, J.A.;
Systems, Man, and Cybernetics, 1998. 1998 IEEE International Conference on
Volume 4, 11-14 Oct. 1998 Page(s):3206 - 3211 vol.4
Digital Object Identifier 10.1109/ICSMC.1998.726496
[AbstractPlus](#) | Full Text: [PDF\(368 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- 8. On-line testable logic design for FPGA implementation
Burress, A.L.; Lala, P.K.;
Test Conference, 1997. Proceedings.. International
1-6 Nov. 1997 Page(s):471 - 478
Digital Object Identifier 10.1109/TEST.1997.639653
[AbstractPlus](#) | Full Text: [PDF\(380 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- 9. Automatic test generation for predicates
Paradkar, A.; Tai, K.C.; Vouk, M.A.;
Software Reliability Engineering, 1996. Proceedings.. Seventh International Symposium on
30 Oct.-2 Nov. 1996 Page(s):66 - 75
Digital Object Identifier 10.1109/ISSRE.1996.558700
[AbstractPlus](#) | Full Text: [PDF\(968 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- 10. An evaluation of the IHARP multiple instruction issue processor
Steven, F.L.; Steven, G.B.; Liang Wang;
EUROMICRO'94. System Architecture and Integration. Proceedings of the 20th EUROMICRO Conference
5-8 Sept. 1994 Page(s):437 - 444
Digital Object Identifier 10.1109/EURMIC.1994.390414
[AbstractPlus](#) | Full Text: [PDF\(608 KB\)](#) IEEE CNF
[Rights and Permissions](#)